recipe.toml 5.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128
  1. # MiMo-V2.6-Flash-MOPD on 4x DGX Spark via vLLM + B12X — the engine A/B twin
  2. # of mimo26-flash-mopd-4x (SGLang). No new image: r39 already carries the
  3. # fork's MiMo-V2 integration (mimo_v2.py; SWA+DFlash PR #46104 merged into
  4. # the lab fork main 2026-07-01, present at the 9e5d1793 tag), so this lane
  5. # boots the SAME engine lineage our GLM-5.3 r39 lanes run — only the model
  6. # and the launch policy differ.
  7. #
  8. # Launch policy mirrors local-inference-lab's lil-catalog MiMo manifests
  9. # (MiMo-V2.6-Flash-RL TP4 qualified on SM120; Pro-MOPD TP8 with the DFlash
  10. # `dflash/` subfolder draft, BF16 draft weights, b12x noncausal sliding
  11. # attention). Deviations: GMU 0.88 -> 0.84 (operator call, GB10 UMA guard),
  12. # TP8 -> TP4 (our 4-node lane).
  13. #
  14. # What we are testing:
  15. # * B12X attention long-context path on 192/128 GQA (the sglang-triton
  16. # lane decodes at 30% of d0 at 256K; the lab's vLLM stack has the
  17. # split-KV verify fix that fixed exactly this on their boxes).
  18. # * BF16 KV @ GMU 0.84 (their cache policy — fp8 KV skipped on both stacks).
  19. # * DFlash via vLLM speculative-config (method dflash, draft from the
  20. # checkpoint's dflash/ subfolder, 7 draft tokens) vs sglang's DFlash.
  21. #
  22. # Status: PARKED — dead end on r39 (2026-09-28). Four boot attempts, each one
  23. # layer deeper: (1) EAGLE3 hook raised on the Omni wrapper — fixed by the
  24. # image's inner-language-model patch; (2) B12X rejects the draft's non-causal
  25. # attention — draft moved to TRITON_ATTN; (3) qwen3_dflash hard-imports
  26. # ModelOptMxFp8LinearMethod that r39's modelopt doesn't ship — patched to be
  27. # None-tolerant; (4) FATAL: KV-layout validator refuses the MiMo hybrid stack
  28. # (SWA-128 + GA layers, mixed page sizes 131072/163840) because b12x declares
  29. # LBNHC only and the check is backend-declared, not env-fixable. r39 was
  30. # qualified for GLM-5.3, never for MiMo; lil-catalog itself marks their MiMo
  31. # DFlash "runtime qualification unverified". Reopening recipe + external
  32. # intel (madeby561 amd64-only rc4, eugr spark-vllm-b12x nightlies, lil-catalog
  33. # flags): specs/bugs/BUG-2026-09-28-vllm-mimo-dflash-parked.md. Production
  34. # stays sglang mimo26-flash-mopd-4x.
  35. engine = "vllm"
  36. name = "MiMo-V2.6-Flash-MOPD (vLLM B12X, 4x Spark, DFlash-7, r39)"
  37. docker_image = "mimo26-spark-vllm:local"
  38. docker_image_dir = "mimo26-spark-vllm"
  39. entrypoint = ["vllm", "serve"]
  40. model = "XiaomiMiMo/MiMo-V2.6-Flash-MOPD"
  41. parent_model = "XiaomiMiMo/MiMo-V2.6-Flash-MOPD"
  42. port = 30000
  43. required_nodes = 4
  44. tensor_parallel_size = 4
  45. pipeline_parallel_size = 1
  46. distributed_backend = "mp"
  47. shm_size = "32gb"
  48. args = [
  49. "--served-model-name", "mimo-v2.6-flash",
  50. "--trust-remote-code",
  51. "--distributed-executor-backend", "mp",
  52. # Operator GMU (0.88 -> 0.84 for this first vLLM MiMo boot); their
  53. # manifest's 0.98 is RTX PRO 6000 territory, not GB10 UMA.
  54. "--gpu-memory-utilization", "0.84",
  55. "--block-size", "128",
  56. "--max-model-len", "524288",
  57. "--max-num-seqs", "4",
  58. "--max-num-batched-tokens", "4096",
  59. "--enable-chunked-prefill",
  60. "--async-scheduling",
  61. "--enable-prefix-caching",
  62. # B12X attention (lab-qualified on MiMo's 192/128 heads) + their kernel
  63. # config: no flashinfer autotune, no CuTe-DSL warmup.
  64. "--attention-backend", "B12X",
  65. "--load-format", "instanttensor",
  66. "--kernel-config", """
  67. '{"enable_cutedsl_warmup":false,"enable_flashinfer_autotune":false}'""",
  68. # DFlash draft from the checkpoint's dflash/ subfolder (7 tokens). Draft
  69. # attention must be TRITON_ATTN, NOT B12X: the block-diffusion draft runs
  70. # NON-CAUSAL attention and b12x (r39) rejects that ("non-causal attention
  71. # not supported") — verified in boot log. The draft is two layers over an
  72. # 8-token block (speed irrelevant); the target keeps B12X everywhere.
  73. "--speculative-config", """
  74. '{"method":"dflash","model":"{{dflash}}","num_speculative_tokens":7,"attention_backend":"TRITON_ATTN"}'""",
  75. # vLLM resolves this checkpoint to MiMoV2OmniForCausalLM (the multimodal
  76. # wrapper); the eagle3-hook fix lives in docker-images/mimo26-spark-vllm
  77. # (patched image), which is what this lane runs.
  78. "--language-model-only",
  79. "--reasoning-parser", "mimo",
  80. "--tool-call-parser", "mimo",
  81. "--enable-auto-tool-choice",
  82. "--generation-config", "vllm",
  83. ]
  84. # DFlash draft weights: a subfolder of the main model repo, resolved per node
  85. # (same mount as the sglang lane; {{dflash}} in the speculative config).
  86. [[extra_mounts]]
  87. repo = "XiaomiMiMo/MiMo-V2.6-Flash-MOPD"
  88. subfolder = "dflash"
  89. container = "dflash"
  90. # JIT caches: same per-node dirs the GLM r39 lane warms (b12x/flashinfer/
  91. # torchinductor/vllm), so this lane boots JIT-warm off day zero.
  92. [[extra_mounts]]
  93. host = "~/sm121-cache/glm53-jit-121f/b12x"
  94. container = "/root/.cache/b12x"
  95. [[extra_mounts]]
  96. host = "~/sm121-cache/jit-121f/flashinfer"
  97. container = "/root/.cache/flashinfer"
  98. [[extra_mounts]]
  99. host = "~/sm121-cache/jit-121f/torchinductor"
  100. container = "/root/.cache/torchinductor"
  101. [[extra_mounts]]
  102. host = "~/sm121-cache/jit-121f/vllm"
  103. container = "/root/.cache/vllm"
  104. [env]
  105. HF_HUB_OFFLINE = "1"
  106. VLLM_ENABLE_ROCE_ALLREDUCE = "1"
  107. MAX_JOBS = "2"
  108. VLLM_ENGINE_READY_TIMEOUT_S = "3600"
  109. PYTORCH_CUDA_ALLOC_CONF = "expandable_segments:True"
  110. VLLM_USE_AOT_COMPILE = "0"
  111. VLLM_USE_STANDALONE_COMPILE = "1"
  112. VLLM_USE_FLASHINFER_SAMPLER = "1"
  113. VLLM_USE_BREAKABLE_CUDAGRAPH = "0"
  114. TORCH_USE_RTLD_GLOBAL = "1"
  115. VLLM_NO_USAGE_STATS = "1"
  116. TORCH_CUDA_ARCH_LIST = "12.1a"
  117. FLASHINFER_CUDA_ARCH_LIST = "12.1f"
  118. CUTE_DSL_ARCH = "sm_121a"
  119. CMAKE_CUDA_ARCHITECTURES = "121"
  120. OMP_NUM_THREADS = "2"