2026-09-27_235015_mopd-kv088.recipe.toml 4.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111
  1. # MiMo-V2.6-Flash-MOPD (Xiaomi, ~310B total / 12B-active MoE, fp8 attention +
  2. # MXFP4 experts, 1M native context, image+video+audio input) on 2x DGX Spark
  3. # with SGLang + DFlash speculative decoding.
  4. #
  5. # SGLang variant of forum thread 383968 (tonyd2wild's proven vLLM 2x recipe:
  6. # 45.6/155.8 t/s, 1.87M-token fp8 KV pool, 300K ctx, code 70.5 t/s). The
  7. # vLLM recipe needed 4 drop-in patches; the biggest (fused fp8 QKV stored
  8. # pre-sharded for TP4) is already handled natively by SGLang's MiMo-V2
  9. # loader (same approach as vllm#57508 — the provenance of the 8x Pro recipe
  10. # working on this image family), so we run the stock a14 image.
  11. #
  12. # Image: docker-images/mimo26-spark (a14) — same build as the 8x Pro recipe:
  13. # SGLang 06008c17 base + 12 patches (MiMo-V2 day-0, DFlash, RoCEnante, FP8
  14. # tiles) + b12x. The FP8 tile tables are tuned for MiMo's per-rank shapes —
  15. # at TP2 the shapes differ from TP8; stock fallbacks apply if a tile misses.
  16. #
  17. # Model: XiaomiMiMo/MiMo-V2.6-Flash-MOPD (178 GB, same architecture as the
  18. # RL sibling — config.json is byte-identical; MOPD is a post-RL preference
  19. # distillation of the checkpoint). Resolved from the shared NAS hub
  20. # (config hf_cache_dir; both nodes' ~/.cache/huggingface point there). The
  21. # dflash/ subfolder carries the DFlash draft weights — wired as a
  22. # {{dflash}} path ref.
  23. #
  24. # KV math: ~89 GB weights/rank (178 GB / TP2), GMU 0.85 of 128 GB → the pool
  25. # lands ~6 GB under the RL sibling's 362,560 tokens (measured there
  26. # 2026-09-27); expect ~300–340K. Quality/perf of the RL lane
  27. # (recipes/mimo26-flash-rl-2x/reports, 161/184 on v2.7.1.dev7) is the
  28. # comparison baseline until this lane has its own bench.
  29. engine = "sglang"
  30. name = "MiMo-V2.6-Flash-MOPD (SGLang DFlash, 2x Spark TP2)"
  31. docker_image = "mimo26-spark:a14"
  32. docker_image_dir = "mimo26-spark"
  33. model = "XiaomiMiMo/MiMo-V2.6-Flash-MOPD"
  34. parent_model = "XiaomiMiMo/MiMo-V2.6-Flash-MOPD"
  35. port = 30000
  36. required_nodes = 2
  37. tensor_parallel_size = 2
  38. distributed_backend = "mp"
  39. shm_size = "16gb"
  40. entrypoint = ["python3", "-m", "sglang.launch_server"]
  41. args = [
  42. "--trust-remote-code",
  43. "--served-model-name", "mimo-v2.6-flash",
  44. # Attention / MoE backends (a13/a14 profile, same as the 8x Pro recipe)
  45. "--attention-backend", "triton",
  46. "--prefill-attention-backend", "fa4",
  47. "--mm-attention-backend", "triton_attn",
  48. "--enable-multimodal",
  49. "--moe-runner-backend", "marlin",
  50. "--moe-a2a-backend", "none",
  51. # Memory / scheduling (128 GB unified per node). Config B (2026-09-27):
  52. # 0.85 → 0.88 — MOPD's +6 GB weights/rank pushed the pool under
  53. # context-length (306,752 < 327,680: single 307K+ requests got refused
  54. # at admission). The +4 GB should bring the pool back above the ceiling;
  55. # measured on RL sibling at 0.85: avail ~16 GB/node after static alloc.
  56. "--mem-fraction-static", "0.88",
  57. # Model is natively 1M; the measured pool at GMU 0.85 is 340,736 tokens
  58. # (2x TP2: 83 GB weights/rank leaves ~25 GB/rank; 39/48 SWA layers keep it
  59. # large in tokens). 320K fits a single long request with headroom; a
  60. # 524K request is pool-infeasible on 2x (the 8x Pro lane runs 512K).
  61. "--context-length", "327680",
  62. "--max-running-requests", "8",
  63. "--chunked-prefill-size", "8192",
  64. "--page-size", "64",
  65. # MiMo hybrid SWA attention
  66. "--swa-full-tokens-ratio", "0.1",
  67. # Reasoning / tool parsers
  68. "--reasoning-parser", "mimo",
  69. "--tool-call-parser", "mimo",
  70. # DFlash speculative decoding (draft weights ship inside the model repo)
  71. "--speculative-algorithm", "DFLASH",
  72. "--speculative-draft-model-path", "{{dflash}}",
  73. "--speculative-num-draft-tokens", "8",
  74. # CUDA graphs
  75. "--cuda-graph-max-bs-decode", "8",
  76. "--disable-prefill-cuda-graph",
  77. # Unified memory: page cache from weight loading competes with the KV pool
  78. "--weight-loader-drop-cache-after-load",
  79. # Observability
  80. "--enable-metrics",
  81. "--enable-cache-report",
  82. "--watchdog-timeout", "1800",
  83. ]
  84. # DFlash draft weights: a subfolder of the main model repo, resolved per node
  85. # (table header — all bare keys above).
  86. [[extra_mounts]]
  87. repo = "XiaomiMiMo/MiMo-V2.6-Flash-MOPD"
  88. subfolder = "dflash"
  89. container = "dflash"
  90. [env]
  91. # NOTE: SGLANG8_ROCE_ALLREDUCE is deliberately NOT set — the RoCEnante
  92. # one-shot all-reduce overlay in the a14 image hard-requires the TP8 Gloo
  93. # exchange group ("SG17 RoCEnante requires the TP8 Gloo exchange group"),
  94. # so on TP2 we fall back to stock NCCL over the DAC link.
  95. # a13/a14 tuning switches
  96. MIMO26_FP8_OPROJ = "1"
  97. MIMO26_FP8_DRAFT = "1"
  98. MIMO26_DFLASH_ADAPTIVE = "1"
  99. # NCCL extras from the reference deployment (HCAs/ifname from [nccl."2nodes-dac"])
  100. NCCL_CUMEM_ENABLE = "0"
  101. NCCL_NVLS_ENABLE = "0"
  102. NCCL_PROTO = "^LL128"
  103. NCCL_BUFFSIZE = "1048576"
  104. NCCL_LL128_BUFFSIZE = "262144"
  105. NCCL_MAX_NCHANNELS = "8"
  106. NCCL_DEBUG = "WARN"